Friday, 17 July 2015

SystemVerilog Package File - Counter DUT

Package file for Counter DUT



 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
package counter_pkg;

 int no_of_transaction;

 `include "counter_trans.sv"
 `include "counter_gen.sv"
 `include "counter_wr_bfm.sv"
 `include "counter_wr_mon.sv"
 `include "counter_rd_mon.sv"
 `include "counter_rm.sv"
 `include "counter_sb.sv"
 `include "counter_env.sv"

endpackage